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Abstract 
As each gener~tion of integrated circuit random access 
memory devices quadruples . . . ln size, the market price 
stablizes at. approximately the same cost per device. 
Through the reduction of feature sizes and the increased 
size of silicon wafers, more devices may be processed 
per wafer, hence reducing the overall production cost 
per device. However, with the increa~ed ~ensity, the 
time to test ("access}, all the element~ that make up the 
memory array . lS increased. With the cost of 
state-of-the~art memory testers exceeding $1 million, 
the throughput of these machines is critical to the 
final cost of productng a good ·finished memory device. 
The amount of time it takes to test one m.emory device 
(te~t time), is crucial to the throughput of the memory 
tester. Various strategies have been employed . 1n 
reducing the time it takes to test a good memory device. 
Some of these strategies are explored with the pros and 
cons of each explained. Then, an adaptive real-time 
method for reducing the test time is developed that will 
maintain the overall acceptable quality level (AQL). 
1 
Introduction 
Historically, the number of storage cells in an 
integrated circuit memory has quadrupled roughly every 
3 .1 ( or ;( ) years (A. van de Goar, 1990). The. 256Kbi t 
dynamic random access memory (DRAM) was introduced in 
1982, the lMbit DRAM in 1985 I the 4Mbit DRAM in 1988, 
the 16Mbit DRAM will probably be in production .. in 1991, 
and the 64Mbit DRAM can be projected for 1994. As each 
generation device matures and reaches a high level of 
production, the .cost per device tends to stabilize at 
approximately the same level. Figure 1 . lS a DRAM 
price/bit forecast (Mcclean, 1990). These costs are 
achievable when the device is in full production, the 
manufacturing process is well understood and under 
control, and the yields are high. One thing that is 
hidden in this table is that as the density quadruples 
(each generation of device has four times the number of 
storage cells as the . previous generation), and the 
compl~xity increases, the test cost per device, which is 
a function of the test tim~ 1 ~ay not significantly 
increase. 
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Figure 1. DRAM Pr ice Per Bit. Forecast 
What defines a t~orough test will be covered later 
in this paper, but for now we will define a test as a 
series of algorithms that judge the ability of the 
device to store and .retrieve data. In the early days of 
low density devices th~se algorithms often took test 
times in the order of O(n.log(n)) or even O(nxn), where 
n is the number of storage cells in the device. The 
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large o notation is an important concept 1n the 
expression of theoretical efficiency of an algorithm and 
is known as asymptotic notation (Brassard & Bratley, 
1988). An expression such as o ( nxn), is stated as '' in 
the order of n squared". When used in the context of 
memory test times, it signifies that the length. of time 
the algorithm would take is the. square of the number of 
storage cell.s multiplied by a cycle rate. Table 1 lists 
the test times, in s-econds, required for algorithms in 
the order of O(n) and O(nxn) for several device 
densities. Device cycle times of 10.0 nsec are assumed. 
ARRAY SIZE ORDER OF ALGORITHM 
N N2 
1K .0001 .105 sec 
4K .0084 1.67 sec 
16K .0816 2&.B sec 
64K .0866 7.16 min 
2561( .0268 1.91 hrs 
!MEG .1858 29.1 hrs 
4MEG .4188 588. hrs 
Table 1. Test Times For Algorithms 
As the table shows, the density of the device and the 
type of alqorithm used, has a large effect on the test 
time. Stiffice it to say, with the current generation of 
·memories, algorithms 
necessity. 
in the order of O(n) are a 
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An integrated circuit is the result of a multi-step 
process ( -20 mask levels and> ·100 processing steps for 
a 4Mbit DRAM) [Robert Arnold, personal conversation]-
starting with a silicon wafer and ending with a wafer 
that has many identical devices with 'transistors, 
diodes, capacitors, and resistors interconnected in such 
a way as to perform . a given electrical function. A 
wafer is processed with many identical die (devices) 
arranged in rows and columns, separated by .saw alleys, 
allowing the individual die to be separated. (The 
subject of integrated circuit· processing is beyond the 
scope of this paper). The word "die" will be used to 
refer to a individual IC memory ·before the wafer is cut 
into separate memory chips, i.e. before the memory is 
separated from the wafer. The words "device" and 
"memory" will be us.ed interchangeably to represent an 
individual memory after being separated from the waf~r. 
An integrated circuit (IC) memory therefore is an 
integrated circuit intended to store information to be 
retrieved at a later time. IC memories sto~e the 
information in storage cells as ejther ls or Os. There 
are three basic types of integrated circuit memories: 
DRAM, static random access memories -(SRAM), and 
Non-volatile memories. All three types of m~mories are 
·classified as random access, implying that any cell or 
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group of cells within the memory may be accessed at any 
given time and in any order. DRAMs are dynamic random 
access memories that will only hold the written (stored) 
information for a specified period of time. (For a lMbit 
DRAM the industry standard is 8 msec). After the storage 
time has elapsed, the information must be "'refreshed" to 
guarantee that it will not change. The most common 
storage cell type used in DRAMs are made up of a single 
transistor and .a capacitor (Suk & Reddy, 1980). 
SRAMs are static .. memories, meaning that once 
information is written into the storage cell, it should 
remain there until the cell is written to the opposite 
data .. Unlike the DRAMs, SRAMs do not have to be 
refreshed; however, if powered down, SRAMs will lose the 
previously stored information. A typical static .memory 
storage cell i_s made up of 4 transistors ar:id two pull-up 
resistors (Dekker et al., 1990). Pigure 2 shows th~ 
most common DRAM and SRAM cell structures. 
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Figure 2~ DRAM and SRAM Cell Structures 
Since it requires more elements to make up a static cell 
than a dynamic celli with the same die size more dynamic 
cells can be processed~ Therefore, for a . given process 
technology, denser DRAMs may be manufactured than SRAMs, 
for approximately the same cost. 
Non-volatile memories come . . in various flavors. 
They· all have the property that once programmed, they 
retain the information forever. Unlike the SRAMs, 
Non-volatiles do not lose information when p6wered down. 
In general, they are either unable to be programmed by 
the user . or require special hardware to be programmed. 
The three most common types of non-volatile memories are 
read only ., . memories (ROMs), erasable programmable read 
only . memories (EPROMs), and electronically erasable 
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programmable read only memories (EEPROMs). ROMs do not 
have the capability of being written. The information 
the ROM contains is processed into the memory during the 
manufacturing process. EPROMS are programmed by special 
PROM programming hardware, and are erased by subjecting 
the devi.ce to ultraviolet light. On EEPROMs, 
information can be erased a word (several bits) at a 
time electronically, by writing to the chip. These 
devices have a h.igh .. power pin on the package that is 
used for erasing and programming operation~. 
Recently, specialty . memories 
dual-port, and pseudo-statics 
such 
have 
as cache-tag, 
found niche 
applications; however, the bulk of the memories fall 
within one of the three broad categoiies. Table 2 gives 
a world wide perspective of memory usage, in billions of 
us doll~rs (Mcclean, 1990). As you can see, D8A~s have 
been and. wil.l continue to be the predomtnant device. 
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1988 1998 1994 
DRAMS 56 54 58 
SRAMS 17 22 21 
ROMS B B 6 
EPROMS 17 11 12 
EEPROMS 2 2 3 
TOTAL 10W/. 108"/. 108"/. 
Table 2. Memory Market Share 
While the discussions and procedures (to be developed) 
apply to any type of memory, they are more .applicabl~ to 
the DRAMs and SRAMs. 
Appendix A shows an abridged data sheet for a 
typical 4Mbit DRAM. The first seven pages, pp. 40 to 
46· define the DC and AC Electrical Characteristics of . ' 
the device operation. There are> 50 timing· para~eters, 
some with both a minimum and maximum. value. The absence 
of a minimum indicates that the device. should operate at 
or below the stated value. The absence of a maximum 
value indicates that the device should operate at or 
above the stated value. Page 40 defines the operating 
parameters that specify the input voltage levels. Page 
41 specifies the operating currents. Please note that 
there are several modes of operation. All these various 
parameters and modes of operation must be tested to 
verify that the device meets the correspbn~ing 
specifications. starting on page 47 are three 
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representative timing diagrams. These are only a sample 
bf the seventeen timing diagrams included . in this 
specification. The Read Cycle timing found on page 47 
shows the basic relationships between the . various 
clocks, data, and addresses that are required to pe:r;form 
a read 6peration. The Early Write Cycle timing on page 
48 shows the same relatio~ships as the previous page 
except for a write oper&tion. Page 49 is an example of 
how complicated the timing can become on a DRAM. The 
test engineer must design this timing diagram taking 
into account all the timing edge- relationships sl)own on 
this page. In addition to the data sheet requirements, 
there are memory array related faults and peripheral 
circuit faults that must be tested to guarantee that the 
me}Jlory is fully functional, i.e. fr.ee of these faults. 
Array type faults fall within three broad 
categories: 1) stu·ck-at, 2) transition, and 3) coupling 
faults (van de Goar, 1990)·. Stuck-at faults occur wh~n 
the stuck-at cell is always in a logical o or 1 state, 
and cannot be changed to the opposite· state. A cell 
that fails to undergo a logical 0->l transition, ·or a 
logical 1->0 transition is classified as a transition 
fault. A write operation that generates a logical 0->l 
or a logical 1->0 tr~n$ition I in one cell and also 
changes the contents of a second cell is called a 
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coupling fault. Stuck-at, transition, and coupling 
faults must be tested to prove cell uniqueness, . 1. e. , 
that each cell may be written to both logical data types 
and withol,lt any interference from any other cell. DRAMs 
must be tested for hold time characteristics according 
to the data sheet. Hold time is the length of time that 
the DRAM cell can maintain information before needing to 
be refreshed. Refreshing a tell is accomplished by 
l)reading the cell, 2)reading any other cell on the same 
row, or ])reading a cell on a row that is internally 
tied to the target cell's row for refreshing purposes. 
Single-bit-complement tests are used to verify that the 
address decoding schemes used by the designer are 
working pro~erly (Ortner, 1982). Normally, each test in 
a memory test program is designed to verify one or more 
of the data sheet parameters, or ohe· of the potential 
array or circuit faults. As· many as two to three 
hundred individual tests may be necessary to f4lly test 
the device. 
There ar~ two types of tests that make-up the test 
program. Pattern g~nerator tests are those that are 
dontrolled by a piece of test equipment hardwar~ called 
the pattern generator. This group of tests looks for 
errors that occur when the datum read at a particular 
memory cell is different frbm the datum expected to .be 
11 
there. The data sheet timing, cell fault detection 
tests, cell hbld time tests, and addres~ decoding tests 
are all performed as pattern generator tests. The other 
type of test is a Parametric· Measurement Unit (PMU) te~t 
that uses . a piece of hardware desig·ned_ for making very 
ac~urate current and voltage measurements. The input 
and output leakage tests, operating current tests-, and 
output level tests are examples of tests that are made 
with the PMU. In order to define ·• what- a test 1s 
composed of, some unqerstanding .of the equipment used in 
memory testing is necessary. In the ~bst general sense, 
an automated test system is a h~rdware system that is 
software controlled. Several of the newer commercial 
test systems use Sun computers to drive the hardware. C 
and Pascal are two popular lang~ages for programming 
these test systems. However, because of the hardware 
specific commands that are needed, these languages are 
subsets of the actual languages. Unix has become one of 
the more popular operating systems for these testers. 
However, it is the hardware~specific parts of the 
testers that differentiate one vendor from the other. 
Although each commercially available tester has the same 
basic hardware functionality, the accuracy and 
repeatability of the hardware differentiates the 
vendors. Before getting to the details of a test, a 
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quick overview of the different pieces of hardware is 
necessary. 
generator. 
At the heart of each tester is the patt~rn 
This piece of hardware controls the 
addressing algorithms and the data algorithms. Each 
step in the pattern generator test is defined by as many 
as 256 bits of informati.on with as many a~ 256 steps per 
test. The timing generators can repeatedly place 
address and clock timing edges, 6ycle after cycle, with 
750 psec accuracy. The comparators are used to detect 
the output data . coming from the device under test . 
Optional hardware such as Catch Rams and Data Rams are 
used for storing data that can then be used for 
comparison with the memory und.er test or to store the 
qutput data from the device to display errors. Current 
test equipment, configured to test state of the art 
devices, co~ts around $1 million, which includes the 
cost .of storage equipment for data collection and 
analysis. 
Basically, a pattern generator test consists of 
four things: l)Drive levels-
. 
. ' 2)read/write timing, 
3Jaddressing algorithm, and 4)data algorithm. The drive 
levels specify the power supply voltage during the test, 
the voltage limits of the address, clock, and data 
lines, and the expected high and low levels that the 
data out comparators will use to -determine if the output 
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d~ta are correct. The read/write timing specifies the 
duration of the test cycles, the time during the test 
cycle that the addresses will change, and the ·1imits of 
each of the clock cycles. Also, during a read cjcle, 
the time when the expected .data is checked is specified, 
and during a write cycle, the time that the input data 
is valid is defined. The addressing algorithm specifies 
what the addresses are going to do in each cycle, 
whether it is a read or write cycle, and what clocks are 
used. The data algorithm defines the ·expected or input 
data during each of the address algorithm cycles. 
As a new memory is being designed, the test 
engineer works with the designers to determine the 
location of the weaknesses of the device and what types 
of tests should be designed to test for those 
weaknesses. These specially designed tests., along with 
the standard data =sheet tests, define the development 
test program. The development test program is designed 
to test the die while still on the wafer as well as when 
it is in a pack~ge. After the first devices are 
manufactured, other weaknesses are found and more tests 
are developed to find all devices with these weaknesses. 
As more and more devices are produced, a rich set of 
tests are developed to find all ·the weaknesses that the 
devices may have over a range of processing variations. 
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This test program forms the basis of the production test 
program. 
When a device goes intci production, it is not 
tested just once, but rather goes through several 
different test points. Figure 3 1s a simplified process 
flow diagram, which shows ~here each die or package is 
tested. 
UAFEH TEST 
~ p 
PRE BURN-IN 
~ ~ 
BURN-IN 
~ ~ 
PACKAGE TEST 
Figure 3. Test Sequence Diagram 
First_, each die on the wafer is tested and marked if. it 
is qood. Depending on the history of the device, and 
the praciices of the manufacturer, not all tests will be 
performed at the wafer test point. In fact~ the actual 
wafer test program may be a much reduced subset of the 
package test program. The idea is to ma~imize p~ckage 
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yield while minimizing test costs. The manufactur~r 
doesn't want to package too many devices that 
subsequently fail at another ·test point. 
Each good die is separated from. the wafer and 
placed into a package. The pre burn~in test point can 
be a fairly simple test used to determine if the 
packaging operation was successful and if the device to 
be burned-in is sti11 functional. Bur.n-in is a high 
temperature (150 degre~s C.), high operating bias (7 
Volts·) test to accelerate early failure mechanisms. 
Burn-in (usually 24 - 48 hdurs) is performed by software 
controlled equipment that is capable of detecting the 
failures as they occur, so that the devices that fail 
are removed at that point and do not continue to the 
fina.l package ~est point. Test cost considerations and 
throughput are . maJor factors that determine the time 
taken on testing devices at all the test points, except 
final test. The final package test point is the last 
chance the test engineer has to find all the defective 
parts. 
The remainder of this paper is based on my work and 
. experiences, over the past 10 years at Bell 
Laboratories, in the area of IC ~emory testing. Much df 
the knowledge on memory testing . is embodied . in 
relatively few individuals. Activities at Bell 
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Laboratories, in the area of test time reduction, have 
been performed by even fewer individuals, and remains an 
undocumented science. The uss of the Summary Database 
(to be presented later) i~ commonly used in analyzing 
the test results of small numbers of devices ( < 5,000). 
Tom Ma.ntz of Bell Laboratories was the first person to 
use the Summary Database for looking at large numbers of 
devices ( > l,000,000), specifically to identify tests 
that fail infrequently~ The Signatu~e Format (to be 
presented later) was developed by Bill Ortner of Bell 
Laboratories as a fqrmat for presenting raw te~t data. 
My contributions to test time reduction came in three 
areas: 1) the use of combihatorial tests, 2) applying 
the Signature Format to non stop-on-first-fail data 
along with an algorithm for identifying the minimum set 
of tests needed to find all failures, and 3) the 
organization of the Summary Database analysis and the 
Signature analysis into a automated real time data 
analysis system for reducing test times. 
Conventional Techniques For Reducing Test Times 
As. a memory device reaches high levels of 
production, the test engineer should begin to look for 
ways to reduce the length of ti~e .it takes to test the 
device, hence low~ring: the overall cost of the finished 
package~ Conventional test time reduction techniques 
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tend to fall into four categories: reduction of 
algorithms, test reordering, combinatorial tests, and 
test removal or relocation. Each of these techniques 
will be discussed in order, along with the pros and cons 
of each. 
Reduction of Algorithms 
The use of algorithms that are ih the order of O(n) 
is a fairly standard practice. However, the use of a Sn 
algorithm in place of a 17n. algorithm on a 4Mbit DRAM 
would save approximately 5 secs per test. If there were 
50 such tests in the test program then 250· sec or over 4 
minutes could be s~ved by the reduction of the 
algorithm. Unfortunately, most of the ~ork on 
algorithms tends to support longer algorithms rather 
than shorter 
algorithms [van de Goar, 1990]. The 
nu~ber and types of faults that will escape the shorter 
algorithms . well documented. To the test . lS engineer, 
the choice . trade of.f between the outgoing lS a 
acceptable quality level (AQL) and the length of the 
test time. The AQL . monitored metric throughout ·the lS a 
semiconductor industry, and represents the number of 
test escapes (marginal devices) per 1 million devices 
tested. For DRAMs the acc.eptable AQL is between 50 and 
100 parts per million (ppm). Therefore, if the test 
engineer can run experiments over long periods of time 
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(checking for process variations), ahd determine that 
with a given device code and a given process, that the 
use of shorter algorithms can be substituted for longer 
algorith~s without changing the AQL of the device, then 
the substitution may safely be done. After the 
substitution . lS installed, it .is difficult to monitor 
whether any change in the AQL has been effected. 
Unfortunately, it is often the customer who finds out 
that the AQL has changed, with the risk of the customer 
being lost. 
Test Reordering 
The second technique used for reducing test times, 
test reordering, had a greater effect before the 
introduction of par~llel test equip~ent. To understand 
the affect test reordering would have on reducing test 
times, it is useful to understand the testing sequence. 
In production test programs, the t~st program stops as 
soon as a failure occurs. (No sense in spending time 
testing a part that will not be graded as a shippable 
device.) There are a few instances when one or more 
tests may be performed after a failureJ but they are 
special cases intended to collect data to better explain 
the cause of the failure. All good test programs begin 
with a test for electrical short ~ircµits between each 
pin and grotind. The test engineer does not w~nt to 
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power up a device that would apply an electrical short 
across the test equipment power supply or signal 
drivers. The next test should be a battery of grbss 
functionality tests that use levels and timing that are 
looser than those specified by the data sheet. From a 
processing point of view, it is important to understand 
the ratio· of devices that are .grossly functional but not 
passing, to those devices that are . passing. After the 
loose functional tests, the order of the tests is 
unimportant except that the tests that check for tight 
timing should be done last. The tight timing tests are 
used for sorting the device into various speed 
categories (speed sorting). Most manufacturers speed 
sdrt the device into one or more speed sort categories, 
so the device should have passed all tests before being 
graded into a speed sort. Now~ suppose that one test in 
particular leads to more failures than any bf the 
other tests. If this test is late in the sequence, then 
much time is spent doing tests before reaching the high 
failure rate test. Therefore, the tests should be 
ordered . in subh a way that the highest failure rate 
tests come· first followed by the tests with lower 
failure rates. However, with the introduction of 
parallel test equipment, the order of the tests becomes 
less important.· The current state-of-the-art memory 
zo 
testers (such as the 100 MHz Teradyne J937) are capable 
of testing 16 devices in parallel. Except for the tests 
that use the Parametric Measurement Unit (PMU), all 
tests are run on 16 devices at a time. This means that 
the tester does not stop testing until all 16 devices 
either fail or until all the tests are done. With 
package yields in the high 90% range, the probability of 
having all sixteen devi~es fail b~fore all the tests are 
performed is very remote. T_herefore, te~t . order is 
important except where highly para~lel test equipment is 
used. 
Combinatorial Tests 
Combinatorial tests, the third technique for test 
time reduction,. has received little attention up to now, 
but has some interesting points. Although impossible to 
do, suppose that one test could be designed that would 
cover all the data sheet requirements as well as the 
device specific tests. This wo~ld probably be a very 
long test, however, shorter than doing each test 
individually. This combinatorial technique was tried 
for combining several production tests that took long 
periods of time to perform. These combinatorial tests 
were very difficult, from a software standpoint, to 
program, and tended to increase the overall failure 
rates for the device. It is difficult to explain to 
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management that in order to decrease the overall test 
time, it is necessary to fail more parts. Test time 
reduction is important, but not so that it affects. the 
yield. Another draw back to the combinatorial tests is 
in failure analysis. When each test is designed to find 
a particular fault in the device, then when that test 
f~ils, the reason is evident. However, when several 
tests are combined into one, and a failure is found, 
the reason for the failure is not so evident. At this 
point, the combinatorial test that . lS failing must be 
broken into its individual parts to find the failing 
parameter. 
Test Removal or Relocation 
The last conventional technique for reducing test 
times is the most drastic, however, it has the largest 
impact on the final package test time. Test removal from 
the final package test ·point can occur in three 
different ways. One, the test may simply be eliminated. 
If the data .from all devices tested indicate that the 
AQL will not be adversely affected by the removal of one 
or mar~ te~ts, then that test could be removed. The 
better approach to test removal from final package test 
is to move the test into the burn-in test point. The 
burn~in ovens are capable of doing a limited amount of 
testing. Since all devices get burned-in for 24 - 48 
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hours, there "is sufficient time for doing long and 
otherwise . expensive tests. .The drawback is the 
limitations of the burn-in system$. The signa·1 accuracy 
and harsh envirbnment are not conducive to high speed 
memory testing. However, data hold time tests are not 
timing dgpendent, they are very long, and are good 
candidates for removal to the burn-in test area. 
Another way to remove tests from the final package test 
area is to move the tests to the wafer test point. This 
is a case of robbing Peter to p~y Paul~ Wafer probing 
also has high testing costs associated with it. In 
fact, in most cases, the same model_ test eqµ~pment is 
used in wafer probe . as in final package test . The 
benefits of moving more tests to wafer probe is that the 
package yield goes up, i.e., less parts that will fail 
later ever' make it passed this point. The drawbacks are 
that many things can happen to a devic.e f ram the time it 
was tested on the wafer until it is ready for final 
package testing. It is not wise to a~sume that a test 
that passed on the wafer will also pass once the device 
is in a package. 
In the ideal situation, the test engineer would 
like to have as much unrestricted time as ne~essary, in 
final package test, to do an exhaustive group· of tests 
to guarantee an AQL of less than 100 ppm. All of the 
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conventional test time reduction techniques discussed 
have in one way or another an adverse affecit on the AQL. 
It is for this reason th~t I have developed a real time 
adapti~e test time reduction system that will not affect 
the AQL of the memory d~vice code, yet will allow for 
minimum test times. I .call this technique Adaptive Test 
Time Reduction. 
Adapt"ive Test Time Reduction 
There dbes not seem tb be a generally accepted 
definition of -a self-adaptive control system. However, 
one definition fits the spirit of use for this thesis, 
riamely: 'A self-adaptive control system is one that 
provides a means of tontinuously measuring the system's 
performance in relation to a given criterion or Figure 
of Merit, and a means of automatically modifying the 
system's adjustable parameters by clo~ed loop action so 
that the Figure of Merit may be satisfied~ (Davies, 
1970) .. In applying this defini~ion to a produttion 
memory test environment then, the system is required to 
test memory devices- so that an AQL if< 100 ppm. . lS 
maintained (Figure of Merit). fhe system 1 s adjustable 
parameters are the individual tests that are applied to 
each device. This system should monitor and analyze the 
test data as. it is being generated, make decisions on 
whether a test(s} may be eliminated, reorder the 
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sequence of tests, and then implement the decided 
changes. 
Memory devices travel through the production 
sequence in a unit called a 'lot'. Initially, the 'lot' 
is made up of several wafers ( < 30 ) which are 
processed to contain several individual memory die. The 
humber of die on a wafer is dependent on the size of the 
wafer (5" or 6") and the size of the individual die 
(4Mbit DRAMs are physically larger than lMbit DRAMs). 
The number of die per wafer typically ranges between 100 
and 300. After wafer testing, the ,wafers are sawed 
apart .so that the good die may be separated from the 
bad. At this point th~ 'lot' is comprised of mariy 
individual die. which are bonded into one of various 
types of packages (the finished state). These packages 
now make up the 'lot'. The size of· the 'lot' may vary 
from several hundred to several thousands of devices. 
The size of the 'lot' is unimportant, but the concept 
that the memories travel in distinct units ('lots') is. 
When a 'lot' of devices arrives to be tested, among 
the information traveling with the 'lot' are the 'lot' 
identifier, and the total number of devices that 
comprise the 'lot'. Before testing begins, the operator 
of the automated test equipment (ATE), enters the lot 
identifier into the software controlling the ATE. 
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Before the test software performs the sequence of t~sts 
on the device-, two files are opened on the data 
collection hardware, which are called concentrators, 
with the 'lot' identifier as the first part of the file 
name, and one file with a .dat extension and another 
file with a .sum extension. As each test is performed 
on the devicej the test number and test result are sent 
to the .dat file. After all the devices in the 'lot' 
are tested, the ATE closes the .dat file and sends a 
summary of failing tests to the .sum file. For each 
test that failedt the .sum file includes the test 
number, the number of times that it was run, and the 
number of devices. that failed it. Then the .sum file is 
closed. At this point, two files exist on the 
concentrator that contain all the needed information for 
the fin~l di~position of the packaged devices. The 
.dat file has the raw test data for each device . 1n the 
'lot' and the .sum file has the statistics for the lot 
as a whole. It is at this point where the conventional 
procedures fqr m~mory testing end. The good packages 
are separated from the bad, with the good packages being 
ready :Ear shipm.ent. The test data has been collected and 
stored, but on;J._y if unusual test resu1ts or yields have 
been fdund, are the data given ~uch attention. 
The files that are created during the testing 
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(1 
process have been identified; however, the hardware 
requirements are dependent on the size of the test 
center. Since a generic approach to test tifue reductidn 
is being presented, the capabilities of the hardware 
would have to be evaluated based on the particular 
hardware utilized. Figure 4 shows a typical hardware 
configurati·on for a multi-tester test environment. 
For 
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Figure 4. Multi-Tester Production Environment 
each group of testers (ATE) , a concentrator . lS 
recommended. The concentrator(s) are then networked to 
a single host computer. 
It is the job of the host computer to perform the 
long term storage ~fall the test data. Therefore~ the 
host computer .must have large hard disk storage, along 
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with some form of tape media for archival purpqses. The 
dat~ being generated by th~ ATE and sent to the 
concentrators are transferred to the host computer by 
the concentrator(s)·. The host computer maintains a 
chronological table of the XXX.sum and XXX.dat files as 
it receives the files, runs the software that analyzes 
the data, and controls the self-adaptive system .. 
The following self-adapting testing environment 
uses a two fold approach. First, summary analysis (SA) 
is used to identify tests whose rate of failure is below 
the .accepted AQL, and ~econd, failur~ signature analysis 
(FSA) is used to 1) identify tests that fail uniquely 
and 2) identify test coverages. Each of the two 
approaches will be explained in turn. 
Figure 5 shows a truncated summary sheet co~posed 
of devices from several 'lots'. Assuming the tests were 
p~rformed in the order li.sted, each successive te~t was 
performe~ fewer times than th~ one before, because of 
the stop-on-first~fail nature of the testing. Stop-on-
first-fail means: as soon as a device fails a test, no 
further tests are performed on that device. The 
important information from this database is the failure 
rate column. Assuming a desired AQL of< 100 ppm 
(failure rate of .0001), then by eliminating tests 22, 
2, and 303, 88 defective parts would have escaped 
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testing; however, the AQL would still be< 100 ppm. The 
software analyzing these data identifies as many tests 
as possible for elimination (hence reducing test time by 
the greatest amount). Therefore, by selecting the tests 
in the order of smallest failure rate first, the largest 
number of tests will be identified. There is one 
problem with this test elimination approach. Once the 
identified tests are removed, they no longer appear in 
the data base, and therefore no longer contribute to the 
AQL. At this point., no further test re·moval is possible 
because ail the AQL allowed was used-up by these tests. 
With the passage of time, thes~ previously removed tests 
may have changed their failure rat~s either up or down. 
Theref o·re, it is very important for the ongoing success 
of the adaptive system to sample the removed tests· to 
maintain a database of the failure rates for these 
tests. 
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Testf ITimes Run I Failures Failure-Rate 1 1,087,536 510 
.0004689 2 1,087,026 23 
.0000212 3 1,087,003 2387 
. 0021959 22 1,084,616 9 
.0000083 23 1,084,£07 187 
.0001724 24 1,084,420 5612 
.0051751 31 1,078,808 927 
.0008593 32 1,077,881 82 
.0000761 33 l,077i799 447 
.0004147 300 1,077,352 1783 
. 0016549 30·1 1,075,569 365 
.0003394 302 1,075,204 691 
.0006427 303 1,074,513 56 
.0000521 
. 
. 
. 
• 
. 
. 
. 
. 
. 
• . 
• 3·59 1,017965 8327 
.0081800 
Figure 5. ·summary Database 
Since this is an adaptive system, the vintage of the 
data is important. As the ~lbts' are tested, by 
possibly many different testers, the dat~base . lS 
constantly changing. As each new summary is sent, the 
summatioh data being used for identifying test removal 
should be updated. Using a FIFO method, the· latest 
1 million devices tested should be used ·as the basis for 
the test removal analysis. This is easily accomplished 
by summing all the .sum files, s~arting with the most 
recently closed file, until greater than 1 million 
devices comprise the database. At this point, the 
analysis software should be run to identify ~ether any 
changes shourd be made to the tests that· have been 
eliminated. 
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The second approach to the adaptive system is the 
use of failure sjgnature analysis (FSA) to 1) identify 
tests that fail uniquely, and 2) to identify test 
coverages. A signature is the pattern of tests that a 
device passes and fails during testing~ FSA is the 
process of analyzing th~ p~ss and fail signatures 
exhibited by a group of devices when stop-on-first-fail 
te~ting . lS not used. As mentioned previously, 
production testing is performed stop-on-first-fail. To 
generate the data needed for the signature analysis, 
periodi~ally all tests must be performed on the devices. 
The test softw.are would need to be written so that all 
tests could be sampled at a predetermined rate, while 
maintaining· the reject criteria set-up . the stop-on-in 
first-fail strategy. A test that fails uniquely is one 
that, for any given device failure, is the only test 
that the device fails, based on all tests being run. 
Test coverage is the case where a group df devices fail 
more than one test, but each device in the group fails 
at least one test in-common with all the other devices. 
Figure 6 is an exa~ple of failure signatures (.dat 
file). The first column is ~he frequency, or number of 
devices that failed the exact same tests. The numbers 
over the table aie the test numbers, a '*' means the 
test passed, and a'.' means the test failed. 
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Figure .6. Signature Analysis 
A signature analysis can be performed on any number 
of devices; however, the larger the number of devices, 
the more interesting the result. One can learn from 
Figure 6 exact.ly the . . minimum set of tests required to 
find all the defective devices in th.is population. By 
reordering the tests, so that this minimum set of tests 
is performed first, theoretically these would be the 
only tests required to find all defective de.vices. Any 
tests in the test sequence beyond these tests would have 
failure rates so low that many, if not a.11, would be 
eliminate4 by the failure rate analysis. To find the 
minimum set of tests needed to find all the defective 
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devices, first identify any signature that has only one 
failure (a . unique test Obviously, to catch 
this failure, the test at .the top of the column. must be 
done. Next, all sighatures that have this test as one 
of its failing tests can be ignored (if this wer~ the 
only test performed, then these devices would have 
failed bas.ed on this one tes.t). Then identify the next 
signature with the !east number of failing tests. Pi"ck 
the test, out of the ones that fail, that woQld 
eliminate the most signatures out of the remaining 
signatures. Mark this test as must do and ignore all 
signatures that have this test in their signature. 
Repeat this process until every signature has been 
accounted for. Referring to Fig\lre 6, one device failed 
test 342 only, therefore this test must be performed. 
If test j42 were the only test done, then the devices 
that had the signatures with frequency 93-41, 5094,. 3745, 
934i 596, and 230 would also have. been rejected. The 
next siqnature has three failing tests. By selecting 
test 358, this devide would have been rsjected, and the 
devices. with signature f~equencies of io4, 90, 88, 76, 
55, 32, 19, and 14 would also have been rejected. The 
next signature, with a frequency of 10, has eight 
failing t~sts·. It doesn't matter which test . lS 
selected, since no other remaining signatu~es fail any 
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of these tests. Therefore, select test 301. There are 
now only two signatures left. The next highest 
signature, with a frequency of 27, failed ten tests. By 
se·lecting test 307, all devices with this failure 
signature as well as all those with the- signature of 
frequency 31 ~ould be rejected. By only performing 
tests 342, 358, 301, and 3·07 all the devices in this 
population would ·have been rejected. Therefore, if 
these tests were the first four tests performed, then in 
the stop on first fail database, all the other tests 
would have failure rates of .oo·ooo and would quali£y for 
elimination. 
The host computer would perform the summary 
analysis and signature analysis each time a new 'lot' of 
devices was added to the database. The results of the 
analysis (t;ests removed, tests added, or test 
reordering) would be sent down to the concentrators in 
the form of a table of test numbers in the order of 
execution, and whether the test must be sampled or not. 
The concentrator(~} are the interface between the 
ATE and the host computer. Since all the 'lot' d~ta 
must be analyzed with all the other 'lots', a single 
computer (host) must handle this analysis. However., 
with multiple ATE generating data simult~neously, enough 
concentrators must be available to handle this 
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continuou~ flow of data, so that no data are lost, and 
the ATE do not have. to wait until the concentrator is 
ready to receive its data~ Ih addition to colle~ting 
the data from several ATE, and passing those data to the 
host computer, the concentrator tran~fers the table of 
test numbers to be performed to the ATE. 
The ATE must use a procedural test language that is 
c~pable of defining each test uniquely, and be able to 
read a file with a list of test numbers to be performed 
and then execut~ that list. Figure 7 shows a typical 
unique procedtire that would perform a single test. 
PROCEDURE TEST301 
END 
In 
CTN 301 /* set test number */ CALL LEVELS_l /* clock ~nd address levels */ CALL TIMING_l /* timing conditions */ CALL PATTERN_l /* address and data algorithms*/ RUN_TEST /* run the test */ 
Figure 7. Typical Test Procedure 
order to eliminate the need for operator 
intervention, the test software running on the ATE would 
need to maintain two test tables. The first test table 
would simply include a list of all the tests that the 
test program was designed to run. This table would be 
used if the initial attempt by the test program to read 
tbe test table from the concentrator fails. The second 
test table, or "working table" is 
. ' 
obtained from the· concentrator. 
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the table that was 
The working table 
controls the sequence of the testing performed by the 
ATE. This table contains a list of test numbers that 
should be executed by the ATE, along with a number (N) 
that represents 1 out of N times to run the test 
(sampling rate). A 'O' would specify a test that must 
always be run, a 'l' would specify a test that currently 
must be run 100% of the time, but could be a candidate 
for sampling, and every sampled test could have a 
different number N ~uch that the ability to sample at 
different rates was possible. The working table may be. 
modified by the ATE for individual 'lots'. The ATE may 
modify the table by upgrading any sampled test to being 
run 100% of the time on 'lots' that experience a failure 
of a sampled test, however, the tests that are run 100% 
of the time cannot be do~ngraded to sampling status by 
the ATE. As the test program scans the ~orking table, 
it first does all those tests that ·have a 'O' or· 'l' for 
its sampling rate. Then a second pass is done looking 
for tests that have a number other than 'O' or '1'. If 
a test is identified as a sample. test (it's. sampling 
rate is not a 'O' or· a 1 1'), then a random number is 
generated between 1 and N. If a 'l' is generated, then 
the test is executed, if a number other than a '1' is 
generated, then the test is not run on this device. 
To initialize the system, simply conduct full 
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testing on 1,000,000. devices arid start the analysis 
software running on the host 6omputer. After a new test 
table . lS transferred from the host to the 
concentrator(s}; and as each ATE finishes a 'lot' and 
checks the concentrator for an updated test table, the 
full system will begin to function. 
Given a memory device code that . lS . running at a 
significant level of production, optimal testing with 
minimum test times could be achieved with an adaptive 
test program approach. The hardware that would be 
employed is generally available, and the software would 
not be too difficult to design. Time and experience 
with the system would be necessary to fine tune the 
sampling rates 'so that the overall AQL for the memory 
device code in production would ncit be negatively 
affected. 
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APPENDIX A 
Parameter Sf!bol Value Unit 
Volta&• on any pia relative to Vss VT ·1.0 to +7.0 V 
Supply volt•&• relacive to V51 Vee ·1.0 to +7.0 V 
Short circuit outpu, currenl lout 50 
Pover di1aipatioa PT 1.0 w 
Operatln1 te•peracur• Topr O to +70 •c 
Storaa• teaperature T1t1 ·SJ to +12J •c 
Electrical Characteriatlc• 
* Reco anded DC Operactna CODClitiona (Ta• v to +70 •c1 
Para•t•r SZ!!bol Hin Tz2 
"·· 
UniC Note 
Vss 0 0 0 y 
SupplJ volta1e 
Vee 4.S s.o s.s V 1 
Inpal hiall wolta .. V11 2.4 • ,.s V l 
Inpal low (1/0 ,ta> VtL •1.0 • 0.1 V l 
volcaa• (Olllas•) YtL .z.o • 0.1 y l 
Note: 1. All YOlta .. refer•• .. co Vss 
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* DC Electrical Characteriatica (Ta• 0 to +70 8 C, Vee• S Vt 10 I, V55 • O V 
HH514400 Hl1514400 KM514400 
·I ·10 ·12 
Parameter SI!!!bol Hin Max Hin Hax Hin Hax Unit T11t Condition• 
Opera tin& Icc1 90 so 70 .. nr.~ cyclin1 • - • current tRc • •in 
l IL interface 
. l 
-
l • l iii,CAS•YtH 
Standby current Icc2 DOUT-Hl&h•Z CNOS interface 
• l . 1 • 1 fii,~Vcc•0.2\ 
DOVr•Hi&h•I 
RA!-only Ice, . 90 - ao • 70 tic• au refreab current 
Standby current Ices • - 5 • 
m-before-lD Ice, 90 ao 70 tic. •in • - -refre1h current 
Fait paae IIOde Icc1 • 90 - ao - 70 tpe. aia current 
Input leak•&• ILi ·10 10 -10 10 -10 10 0 V ~ VIM i 7 V current 
Output leauae 
ILQ ·10 10 -10 10 ·10 10 
0 V ~Your~ 7 
current Dour• cli1able 
Output hip VOii 2.4 Vee 2.4 Vee 2.4 Vee V Hi&la lour• -5 volt•&• 
Output low VOL 0 0.4 0 0.4 0 0.4 V tow Iour • 4. 2 
volt•&• 
Note: 1. Ice depeacla· OIi outpac loacl concl1t1oa vbea cu dewic• la aelect••, 
Ice aaa ia- 1pecified at the output opea conditioa • 
. 
2. Addr••• cua be chaqecl once or 1••• while iii• YJL• 
3. Addr••• caa be ch•n&•d one• or 111a while cil • V11• 
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• Capacitance (Ta• 2S •c, Vee• s v t 10 I) 
Parameter SI!bol ID Maa Unit Note 
Input capacitance (Addr111) C11 • .5 pF l 
Input capacitance (Clock•) C1z . 7 pF l 
Output capacit1nce (Data•in, Data•ouc) Ct/0 • 10 pF 1,1 
Nota: 1. Capacitaace .. a,\Ued vitb Boonton Meter or effective capacit&Ace 
m1a1urina .. thod. 
2. ciJ • VII to disable Dout. 
* AC Characteri1tica (Ta• 0 •c to 70 •c. Vee• S_V t 10 I, V51 • 0 V) 1). 
••••• 
vrita, reacl•aadtfJ•write ... nfr••II c,..1•• (C: • pu-t•r•) 
KH.514400 HMS14400 KKS14400 
•• ·10 ·12 Para•t•r SY!bol Mia !'fax Hia Mu Hin Maa 
Randoa read or vrite cycle 
'RC 150 ••• 110 ••• 210 ••• tilN 
m precbara• ti .. tRp 60 ••• 70 ••• 10 ••• 
RAS pul1• vidtla tRAI ao 10000 100 10000 120 10000 
ra pul•• vidtll tcAS 1J 10000 ll l'lOOO 30 10000 
Rov adclraa ••C·UJt tiae tASI 0 ••• 0 • •• 0 ••• 
Rov addre11 bold tu. t1A1 12 ••• 15 • •• 1S ••• 
Col\MIII ad4kaaa 1el• .. tiae tASC 0 ••• 0 • •• 0 ••• 
ColWIII acWleaa bol. tille tcAH 1S ••• 20 • •• 25 ••• 
iII' to ell del•F tiae 
'IICD 22 JS 2J 7S 2J 90 
AXI to col1111a addie .. delar -tlW) 17 40 20 5S 20 65 tiN 
m holcl tiae t1sa 1J ••• 2S • •• 30 ••• 
2D holcl tiae tcsa 10 ••• 100 •••• lZO ••• 
ell tom precllar .. tiae tea, s ••• 10 ••• .10 ••• 
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Read, vrite, read-llOdifJ•vrit• uad refreab c:,cl•• (Ca • par ... tera) HH514400 KK.514400 Kl1514400 •I 
·10 
·12 
Parameter S;t!bOl Hin Hax Hin Hax Hin Hax ~ to DtN delay tiN tooo 20 ... 25 • •• 30 • •• ~ delay time froaa DIN tozo 0 ••• 0 ••• 0 . .. CAS set-up time froa DtN tozc 0 ••• 0 • •• 0 . .. Tran1ition time 
tr l 50 l 50 3 50 
~rise and fall! 
Refresh period 
tRtF ... 16 ••• 16 • •• 16 
Read cycle 
KH514400 HK514400 HK514400 
·I 
·10 
·12 
Para•t•r Slmbol Hin Hax Hin Max Min Hax Ace:••• tiM froa m tRAC ••• 80 ••• 100 • •• . 120 Ac:c111 time froa CD tcAC ••• 2S ••• 25 ••• 30 Ac:c11a time froa addr••• tAA ••• 40 ••• 4S • •• 5S Ac:c:eaa tiN froa ol toAC ••• 2S • •• 2S • •• 30 Read c:08IIIIUICI ••C•Up tiae tics 0 ••• 0 ••• 0 • •• Read c:a1•1a11d holcl tlM to CD tRcH 0 ••• 0 ••• 0 • •• Read c0111and·hold tlae. to Ill t11t1'H 10 ••• 10 ••• 10 • •• Column adclzeaa tom 1ead 
tRAL 40 ••• 45 5S • •• • •• 
time 
Output buff•• tura•off ti .. tor,1 0 20 0 2S 0 30 Output buff•• tara•off to al torn 0 20 0 u 0 30 cif to DIN delay tiN tcoo 20 ••• 
••• 30 ••• 
44 
Vrit• c,cle 
HK514400 JDIS14400 HKS14400 
·• ·10 ·12 Parameter Spbol Nin Nu Mia 
"·· 
Nin Max 
1acl 1et•up ti• twcs 0 ••• 0 ••• 0 • •• 
and hold tiN twCH 15 ••• 20 ••• 2S • •• 
Write CQ encl pul•• victtll tv, 1S ••• zo ••• 2S • •• 
Write CCI and tom lead ti .. tlVL 2S ••• 2S • •• 30 • •• 
ead to cil lead ti .. tcvt u ••• 
" 
• •• 30 • •• 
Data•iA ••C•up tiae to1 0 ••• 0 • •• 0 • •• 
Data•iD bold tiae tcH 15 ••• 20 • •• • •• 
la8'•aodifJ•lfrite CJCle 
HK514400 1111516600 1111514400 
:· .. •10 •lZ 
Par ... t1r S!!bol Pfia Mu Nia Mu Nia Ku 
lead•aoclifJ•vrite c,cl• tiae tRWC 210 ••• 245 ••• 21S • •• 
m to wl clela, tiae t1w 110 ••• lJS • •• 160 • •• 
m to ;t c1e1., tia tcvo SJ ••• • •• 70 • •• 
Coluaa ada.raaa to vi delar c,w 70 ••• ti• 10 • •• ,s • •• 
oi bold tiae fr• vi toa ••• u • •• 30 • •• 
lefnR c,-le 
HM516600 1111514400 HNS16600 
·• ·10 ·12 Par-ter Spbol Nia ttaa Ilia Nu tUa Na 
tD HC•up CHI tcs1 10 ••• 11 ••• 10. • •• 
~'Eil-before• r1fr1a~ CJ!l•) D &iii Ciae CCJII 20 20 ••• 2J ••• ,cil-before-lil refr••~ czsl•! ••• 
iii ,recll1rp CO m bold Ila i1,c 10 ••• 10 ••• 10 ••• 
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Faat P•I• aode c1cle 
Hl1514400 Hl1514400 KM514400 
·I 
·10 ·12 P1ra111et1r SI!!?bol Hin Hax Hin Hax Hin 11ax 
Fait P•&• 11ode cycle time tpc 5S 
--- 55 ••• 65 ... 
Faat P•I• mode EXs prechara• 
tcp 10 10 15 .. - ••• ... time 
Fait P•I• •od• m pul•• vidth tl'ASC ••• 100000 ••• 100000 ••• 100000 
Acce1a time froa ell' prechara• tACP ••• 50 ••• 50 • •• 60 
Ali hold time froa eXi 
tRHCP 50 50 60 ••• • •• . .. 2rechar1• 
Fait P•&• mode read•aofifJ tpcPf 10S ••• 
-vrite Cicle time 110 ••• 130 • •• 
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Te1t aod• cycle 
KH514400 HK514400 HM514400 
-a ~10 
-12 Paraa,eter Sl!!!bol t1in liaJC Nin 11ax liin Max 
Test modi wl set-up time tws 0 ... 0 ••• 0 . .. 
-Test modi WI hold time tw 20 ••• 20 • •• 20 . .. 
CoUDter Teat Cycle 
HH51440C HlU14400 HMJ14400 
·I ·10 
·lZ Parameter SX!bol Min t1aa Plta Mu Min Max els prechar1• tim• ten 40 . . - .50 ••• 60 ••• in counter test cicle 
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TIMING WAV!FO~ 
( t ) Read Cycle 
lAC 
l~AI 
CAS 
l~AD 
lAAI 
Addre11 l'tow 
to,,, 
Doul Ht•Z 
LaAC 
tnc 
0 In 111-1 
Lozo 
• ~ : o.·, care 
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C 2) Early Writt Cycle 
llAS 
lr 
LACI 
CAS 
LAil 
Addre11 Row 
D In 
Dou, 
49 
tac 
LAAI 
Lan 
lCAI tea, 
lDI 
Dia 
H 1-z 
• ol so.·,.,. 
. m. a.·,..,. 
(10) Fait P111 Delayed Writ• Cycle 
lAAIC 
itAs 
c.:As 
AJdra11 
D In Dia .. •· Dia 
loa 
Dou1. 111- Z 
to,. 
• ~ 1 D•'t can 
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